





UNITED STATES DEPARTMENT OF COMMERCE United States Pritent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 14:50 Alexandria, Voginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/545,493 04/07/2000		Rogier Pierre	T2147-906388	9721	
5	7590 06/18/2003				
Edward J Kondracki Esq			EXAMINER		
1751 PINNAC	ell Kondracki & Clarke P (ELE DRIVE	C	SHAH, NI	LESH R	
SUITE 500 MCLEAN, VA 22102-3833			ART UNIT		
			2127 DATE MAILED: 06/18/2003	#7	

Please find below and/or attached an Office communication concerning this application or proceeding.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Vignina 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/545,493	04/07/2000	Rogier Pierre	T2147-906388	9721
7	7590 05/22/2003			
Edward J Kondracki Esq Kerkam Stowell Kondracki & Clarke P C 5203 Leesburg Pike Suite 600			EXAMINER	
			SHAH, NILESH R	
Falls Church, V	VA 22041		ART UNIT	PAPER NUMBER
			2127	7
			DATE MAILED: 05/22/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		SM.				
	Application No.	Applicant(s)				
	09/545,493	PIERRE, ROGIER				
Office Action Summary	Examiner	Art Unit				
	Nilesh R Shah	2127				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the o	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on <u>4-7-</u>	<u>00</u> .					
2a) ☐ This action is FINAL . 2b) ☑ Th	is action is non-final.					
3) Since this application is in condition for allows closed in accordance with the practice under Disposition of Claims						
4) Claim(s) 24-49 is/are pending in the application	on.					
4a) Of the above claim(s) is/are withdraw	wn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>24-49</u> is/are rejected.						
7) Claim(s) is/are objected to.	7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9) The specification is objected to by the Examine	<u> </u>					
10) The drawing(s) filed on 4-07-00 is/are: a) acc						
Applicant may not request that any objection to the 11) The proposed drawing correction filed on						
If approved, corrected drawings are required in re	- / /	oved by the Examiner.				
12) The oath or declaration is objected to by the Ex	•					
Priority under 35 U.S.C. §§ 119 and 120						
13)⊠ Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. & 119/a	a)-(d) or (f)				
a) ⊠ All b) □ Some * c) □ None of:	i priority direct oo o.o.o. 3 i rote	, (d) or (i).				
1.⊠ Certified copies of the priority document	s have been received					
2. Certified copies of the priority document		ion No				
3. Copies of the certified copies of the prio application from the International Bu	rity documents have been receiver reau (PCT Rule 17.2(a)).	ed in this National Stage				
* See the attached detailed Office action for a list	·					
14) Acknowledgment is made of a claim for domesti	, ,					
 a) ☐ The translation of the foreign language properties. 15) ☐ Acknowledgment is made of a claim for domest 	• •					
Attachment(s)	_					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2 	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)				
S. Patent and Trademark Office						

Art Unit: 2127

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

- 2. Claims 24-25, 27, 28, 42, 44 and 46 are rejected under 35 U.S.C. 102(e) as being by Carpenter et al (6,148,361) (hereinafter Carpenter).
- 3. As per claim 24, Carpenter teaches a process for assigning tasks in a multiprocessor digital data processing system having reemptive operating system, and a given number of processors capable of processing said tasks in parallel, comprising dividing said processors in at least one preliminary phase into groups each group comprising predetermined numbers of processors, and each of said processor groups being associated with an elementary queue each of the tasks being associated with one of the processors associated with said elementary queue, and storing a predetermined number of tasks to be processed in a given order of priority (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Art Unit: 2127

4. As per claim 25 Carpenter teaches a process characterized in that said groups each comprise an identical number of processors (col. 3 lines 1-58).

Page 3

- 5. As per claim 27, Carpenter teaches a process wherein the architecture of said system is of the non-uniform memory access type (NUMA), and the system is constituted by a predetermined number of modules linked to one another, each comprising a given number of processors and storage means, each of said modules constituting one of said groups, each module being associated with one of said elementary queues of an associated processor (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).
- 6. As per claim 28, Carpenter teaches a process further comprising associating each of said processors with a first data structure for identification of the associated processor, said first data structure comprises at least one first set of pointers, associating said first set of pointers with one of said elementary queues, associating each of said elementary queues with a second data structure, said second data structure having at least one second set of pointers, associating said second data structure with one of said processor groups, storing all of the tasks to be processed in said system in a table, each of said second data structures of the elementary queues further comprising a third set of pointers, said third set of pointers each associating elementary queues with one of said tasks stored in the table or with a series of concatenated tasks, and associating each of said tasks of the table with a third data structure that comprises a fourth set of pointers said fourth set of pointers associating third data structure with one of said elementary queues (col. 3 lines 1-58, col. 8 lines 5-63, col. 14 lines 8-61 and col. 15 lines 7-22). It is inherent that each task have a pointer associated with where the task is assigned.
- 7. As per claim 42 Carpenter teaches a architecture for a multiprocessor digital data processing system comprising a given number of processors for implementing a process for assigning tasks to be processed to said processors, said system having a preemptive operating system and a given number of processors capable of processing said task in parallel, said processors being divided into groups, and an elementary queue associated with each of the groups, each of said elementary queues storing a predetermined number of tasks to be processed in a given order of priority, so that each of the tasks of each of said elementary queues is associated with one of the processors of this elementary queue (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).
- 8. As per claim 44, Carpenter teaches an architecture further comprising, when one of said elementary queues associated with one of said processors is empty, means for locating a non-empty, remote elementary queue, and an executable task in said non empty elementary queue, and assigning said executable task to said one of said processor for processing said executable task (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Application/Control Number: 09/545,493 Page 4

Art Unit: 2127

9. As per claim 46, Carpenter teaches an architecture wherein the operating system of the processing system is of the nonuniform memory access type, and comprises modules linked to one another, each module comprising a given number of processors and storage means, each of said modules constituting one of said groups, each module being associated with one of said elementary queues (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claim 41 is rejected under 35 U.S.C. 103(a) as being unpatentable in view of Carpenter.
- 12. As per claim 41, Carpenter teaches the use of an operating system, which can be used with networks (col. 4 line 1-9). Official notice is taken that an operating system called UNIX is well known. It would be obvious to one skilled in the art to use a UNIX as an operating system to provide a source of external communications. UNIX is a widely used as a network operating system.
- 13. Claims 26 29-32, 36, 37, 39, 40, 43, 45, 47-49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter as applied to claim 1 above, and further in view of Mori et al (4,462,075) (hereinafter Mori).
- 14. As per claim 26, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks.

Mori teaches a process comprising generating a series of tests and measurements in an additional preliminary phase for determining the number of processors in each group and the number of groups for achieving the best performance of said system (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance.

Art Unit: 2127

15. As per claims 29, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process comprising distributing said tasks among said elementary queues in at least one additional phase by searching, when a new task to be processed is created, for a queue with the lightest load among all of said elementary queues of said system and assigning said new task to said elementary queue with the lightest load so as to balance the global load of said system among said elementary queues (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance.

16. As per claim 30, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process further comprising performing said distribution of tasks by determining a composite load parameter associated with each of said elementary queues associating each processor with a memory, calculating said composite load parameter as the sum of the load of a processor or a processor group associated with said elementary queue and the load of the memory associated with said processor or processor group (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance.

17. As per claim 31, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process comprising checking in a preliminary step whether said task is linked to one of said elementary queues, and when said test is positive, assigning said linked task to the elementary queue group (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). The test for the lightest load is done before the task is sent to the processor. The processor with the lightest load will receive the task. It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance

18. As per claim 32, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process comprising at least one additional phase and searching for a remote elementary queue that is not empty when one of said elementary queues associated with one of said processor groups is empty of executable tasks selecting in said empty elementary queue a task executable by one of said processors of said processor group associated with the empty elementary queue and transmitting said selected task to said one of said processor for processing

Art Unit: 2127

so as to globally balance the processing of said tasks in said system (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance.

19. As per claim 36, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process characterized in that said selected task is associated with a minimal value of a cost parameter, which measures global performance degradation of said system due to the processing of said selected task in said non-empty remote elementary queue by one of said processors of said processor group associated with the empty elementary queue (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). The test for the lightest load is done before the task is sent to the processor. The processor with the lightest load (cost) will receive the task. It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance.

20. As per claim 37, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process comprising periodically measuring for a balanced distribution of said tasks in said elementary queues in at least one additional phase and when an unbalanced state of said system is determined, selectively moving tasks from at least one elementary queue with a heavier load to an elementary queue with a lighter load (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). The test for the lightest load is done before the task is sent to the processor. The processor with the lightest load (cost) will receive the task. It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance and balance the task load.

21. As per claim 39, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process wherein all or some of said tasks belong to multitask processes, and each multitask process requires a given memory size and workload, further comprising measuring workloads and memory sizes, in the system and selecting the process requiring the greatest workload and the smallest memory size, and moving all the tasks of said selected process to the elementary queue with the lightest load (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). The test for the lightest load is done before the task is sent to the processor. The processor with the lightest load (cost) will receive the task. It would be obvious to add the

Art Unit: 2127

teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance and balance the task load.

22. As per claim 40, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches a process characterized in that it comprises a preliminary step of checking whether all tasks of said multitask process that must be moved belong to the elementary queue set with the heaviest load and whether any task is linked to any of said groups (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). The test for the lightest load is done before the task is sent to the processor. The processor with the lightest load (cost) will receive the task. It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance and balance the task load.

23. As per claim 43, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches means for determining the load of said elementary queues and for assigning a new task created in said system to the elementary queue with the lightest load (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). The test for the lightest load is done before the task is sent to the processor. The processor with the lightest load (cost) will receive the task. It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance and balance the task load.

24. As per claim 45, Carpenter teaches the use of using multiple processors to complete tasks in parallel but he does not specifically talk about the use of find the processor with the least number of tasks (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Mori teaches the use of an architecture further comprising means for detecting an imbalance between elementary queues, and for determining when an imbalance is detected the elementary queue with the heaviest load and the elementary queue with the lightest load, and means for moving tasks from the elementary queue with the heaviest load to the elementary queue with the lightest load (col. 3 line 55 – col. 4 line 24, col. 11 line 32 – col. line 30). The test for the lightest load is done before the task is sent to the processor. The processor with the lightest load will receive the task. It would be obvious to add the teachings of Mori to Carpenter in order make sure that each processor is able to maximize its performance and balance the task load.

Page 8

Application/Control Number: 09/545,493

Art Unit: 2127

- 25. As per claim 47, Carpenter teachers an architecture wherein the operating system of the processing system is of the nonuniform memory access type, and comprises modules linked to one another, each module comprising a given number of processors and storage means, each of said modules constituting one of said groups, each module being associated with one of said elementary queues (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).
- 26. As per claim 48, Carpenter teaches an architecture wherein the operating system of the processing system is of the nonuniform memory access type, and comprises modules linked to one another, each module comprising a given number of processors and storage means, each of said modules constituting one of said groups, each module being associated with one of said elementary queues (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).
- 27. As per claim 49, Carpenter teaches an architecture wherein the operating system of the processing system is of the nonuniform memory access type, and comprises modules linked to one another, each module comprising a given number of processors and storage means, each of said modules constituting one of said groups, each module being associated with one of said elementary queues (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).
- 28. Claims 33-35 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carpenter and Mori as applied to claim 32 above, and further in view of Sutton (5,214,652).
- 29. As per claim 33, Carpenter teaches the use of using multiple processors to complete tasks in parallel (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22). Mori teaches the use of the processor with the lightest load (col. 3 line 55 col. 4 line 24, col. 11 line 32 col. line 30). Carpenter and Mori do not teach the use of a predetermined threshold.

Sutton teaches process a process comprising discontinuing the step of selectively moving tasks when said imbalance is below a certain threshold (claim 28 and 29). It would be obvious to add the teachings of Sutton to Carpenter and Mori in order to ensure that the processor does not exceed a certain level of process. If the processor were to exceed a certain threshold it would not be efficient thus not completing all tasks.

30. As per claim 34, Carpenter teaches the use of a process further comprising storing the tasks in decreasing order of priority, skipping a predetermined number of tasks before scanning the other tasks of said non-empty elementary queue in order to search for an executable task and have said executable task processed by one of said processors of said processor group associated with the empty elementary queue (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).

Art Unit: 2127

- 31. As per claim 35, Carpenter teaches a process characterized in that said number of skipped tasks and the maximum number of scanned tasks among all tasks stored in said non-empty elementary queue are variable over time and are determined by a self-adapting process from the number of tasks that are or are not found during said scans and from the position of these tasks, sequenced in order of priority, in said non-empty elementary queue(col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22).
- 32. As per claim 38, Carpenter teaches the use of using multiple processors to complete tasks in parallel (col. 3 lines 1-58, col. 8 lines 5-63 and col. 15 lines 7-22). Mori teaches the use of the processor with the lightest load (col. 3 line 55 col. 4 line 24, col. 11 line 32 col. line 30). Carpenter and Mori do not teach the use of a predetermined threshold.

Sutton teaches process a process comprising discontinuing the step of selectively moving tasks when said imbalance is below a certain threshold (claim 28 and 29). It would be obvious to add the teachings of Sutton to Carpenter and Mori in order to ensure that the processor does not exceed a certain level of process. If the processor were to exceed a certain threshold it would not be efficient thus not completing all tasks.

33. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nilesh R Shah whose telephone number is 703-305-8105. The examiner can normally be reached on Monday-Friday 8am-4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Follansbee can be reached on 703-305-8498. The fax phone numbers for the organization where this application or proceeding is assigned are (703)305-0040 for regular communications..

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

NS

May 19, 2003

JOHN FOLLANSBEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100